Login / Signup

A scalable architecture for low-latency market-data processing on FPGA.

Qiu TangMajing SuLei JiangJiajia YangXu Bai
Published in: ISCC (2016)
Keyphrases