Login / Signup

An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems.

Ankur AgiwalMontek Singh
Published in: ICCAD (2005)
Keyphrases