C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks.
Luca Benini
Giovanni De Micheli
Enrico Macii
Massimo Poncino
Riccardo Scarsi
Published in:
ED&TC (1997)
Keyphrases
</>
power consumption
power reduction
control system
social networks
low power
low cost
power management
clock gating
control strategy
logic synthesis
real time
cellular networks
design considerations
power dissipation