Login / Signup

Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks.

Luca BeniniGiovanni De MicheliEnrico MaciiMassimo PoncinoRiccardo Scarsi
Published in: ED&TC (1997)
Keyphrases