System Co-Design and Co-Analysis Approach to Implementing the XDR Memory System of the Cell Broadband Engine Processor; Realizing 3.2 Gbps Data Rate per Memory Lane in Low Cost, High Volume Production.
Wai-Yeung YipScott BestWendemagegnehu T. BeyeneRalf SchmittPublished in: ASP-DAC (2007)