The Design of a High-Throughput Hardware Architecture for the AES-GCM Algorithm.

Ming-Bo Lin Jen-Hua Chuang

Published in: IEEE Trans. Consumer Electron. (2024)

Keyphrases

hardware architecture
high throughput
hardware implementation
microarray
real time
neural network
high speed
data acquisition
associative memory
hardware architectures