Login / Signup

A parallel VLSI implementation of Viterbi algorithm for accelerated word recognition.

V. UpadhyayaShambhu J. UpadhyayaAmlan Kundu
Published in: Great Lakes Symposium on VLSI (1993)
Keyphrases