Login / Signup
On the design of path delay fault testable combinational circuits.
Ankan K. Pramanick
Sudhakar M. Reddy
Published in:
FTCS (1990)
Keyphrases
</>
logic circuits
power dissipation
data sets
artificial intelligence
design process
circuit design
information systems
expert systems
user interface
evolutionary algorithm
building blocks
fault isolation