Login / Signup

A real-time bit-serial rank filter implementation using Xilinx FPGA.

Chang ChooPunam Verma
Published in: Real-Time Image Processing (2008)
Keyphrases