Login / Signup
Node-to-node error sensitivity analysis using a graph based approach for VLSI logic circuits.
Vahid Hamiyati Vaghef
Ali Peiravi
Published in:
Microelectron. Reliab. (2015)
Keyphrases
</>
sensitivity analysis
graph structure
directed graph
managerial insights
logic circuits
undirected graph
variational inequalities
finding the shortest path
influence diagrams
low power
nodes of a graph
object oriented
low cost
random walk
data flow