• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A memory and area-efficient distributed arithmetic based modular VLSI architecture of 1D/2D reconfigurable 9/7 and 5/3 DWT filters for real-time image decomposition.

Anirban ChakrabortyAyan Banerjee
Published in: J. Real Time Image Process. (2020)
Keyphrases
  • vlsi architecture
  • real time
  • image decomposition
  • vlsi implementation
  • low cost
  • low complexity
  • low power
  • multiscale
  • multiresolution
  • discrete wavelet transform
  • high speed
  • computationally efficient
  • subband