Login / Signup
VHDL design and simulation of MAM memory for LAPCAM parallel architecture for image processing.
Irfan Darmawan
W. T. Hartono
Eril Mozef
Sarwono Sutikno
Kuspriyanto
Published in:
APCCAS (1) (2002)
Keyphrases
</>
image processing
high level synthesis
parallel architecture
circuit design
neural network
pattern recognition
design process
design tools
computer vision
feature extraction
cooperative
design space exploration
signal processing
embedded systems
hardware implementation
fpga implementation