Login / Signup

A new scalable VLSI architecture for Reed-Solomon decoders.

Wolfgang WilhelmA. KaufmannTobias G. Noll
Published in: CICC (1998)
Keyphrases
  • vlsi architecture
  • reed solomon
  • low complexity
  • vlsi implementation
  • low power
  • real time
  • error correction
  • distributed video coding
  • low cost
  • high speed
  • power consumption
  • motion estimation
  • channel coding