Modeling of nano-scale PLL using Verilog HDL.