Login / Signup
An efficient delay estimation model for high speed VLSI interconnects.
Mummaneni Kavicharan
Nukala Suryanarayana Murthy
N. Bheema Rao
Published in:
ICACCI (2013)
Keyphrases
</>
high speed
computational model
formal model
neural network model
cost function
probabilistic model
parameter estimation
signal processing
simulation model
management system
prior knowledge
real time
probability distribution
mathematical model
input output
experimental data
similarity measure
high level