C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Fault-Tolerant Computing Using a Hybrid Nano-CMOS Architecture.
Muzaffer O. Simsir
Srihari Cadambi
Franjo Ivancic
Martin Rötteler
Niraj K. Jha
Published in:
VLSI Design (2008)
Keyphrases
</>
fault tolerant
fault tolerance
distributed systems
load balancing
analog vlsi
state machine
management system
high availability
interconnection networks
high speed
circuit design
database systems
expert systems
low cost
low power
safety critical