Implementation of a secure TLS coprocessor on an FPGA.

Mark Hamilton William P. Marnane

Published in: Microprocess. Microsystems (2016)

Keyphrases

dedicated hardware
hardware implementation
real time
hardware architecture
neural network
parameter estimation
efficient implementation
hardware design
instruction set
hardware architectures
fpga technology
low cost
high speed
signal processing
massively parallel
fpga device