Integrated modelling and generation of a reconfigurable network-on-chip.

Doris Ching Patrick Schaumont Ingrid Verbauwhede

Published in: Int. J. Embed. Syst. (2005)

Keyphrases

network on chip
low cost
routing algorithm
interconnection networks
general purpose
real time
hardware implementation
network simulator
multi processor
fault tolerant
cmos technology