Area-Efficient Pipelined VLSI Architecture for Polar Decoder.

Weihang Tan Antian Wang Yunhao Xu Yingjie Lao

Published in: ISVLSI (2020)

Keyphrases

vlsi architecture
low complexity
real time
neural network
low power
vlsi implementation