• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Mitigating write amplification issue of SMR drives via the design of sequential-write-constrained cache.

Yu-Pei LiangShuo-Han ChenYuan-Hao ChangYong-Chin LinHsin-Wen WeiWei-Kuan Shih
Published in: J. Syst. Archit. (2019)
Keyphrases
  • risk management
  • design process
  • real time
  • database
  • case study
  • design decisions
  • databases
  • artificial intelligence
  • database systems
  • response time
  • cache management