Login / Signup
Mitigating write amplification issue of SMR drives via the design of sequential-write-constrained cache.
Yu-Pei Liang
Shuo-Han Chen
Yuan-Hao Chang
Yong-Chin Lin
Hsin-Wen Wei
Wei-Kuan Shih
Published in:
J. Syst. Archit. (2019)
Keyphrases
</>
risk management
design process
real time
database
case study
design decisions
databases
artificial intelligence
database systems
response time
cache management