Login / Signup
SAD and SSE implementation for HEVC encoder on DSP TMS320C6678.
Hassan Kibeya
Nejmeddine Bahri
Mohamed Ali Ben Ayed
Nouri Masmoudi
Published in:
IPAS (2016)
Keyphrases
</>
video codec
low complexity
rate distortion
video compression
motion estimation
signal processing
low cost
bit rate
block size