A Design of Reed-Solomon Decoder with Systolic Array Structure.

Keiichi Iwamura Yasunori Dohi Hideki Imai

Published in: IEEE Trans. Computers (1995)

Keyphrases

reed solomon
systolic array
error correction
parallel architecture
image processing
video coding
low complexity
parallel processing