Login / Signup

Efficient static buffering to guarantee throughput-optimal FPGA implementation of synchronous dataflow graphs.

Hojin KeeShuvra S. BhattacharyyaJacob Kornerup
Published in: ICSAMOS (2010)
Keyphrases
  • fpga implementation
  • neural network
  • artificial intelligence
  • response time
  • graph transformation
  • general purpose
  • efficient implementation
  • hardware implementation
  • query execution
  • approximation guarantees