Login / Signup

FPGA Implementation of High Speed FIR Filters Using Add and Shift Method.

Shahnam MirzaeiAnup HosangadiRyan Kastner
Published in: ICCD (2006)
Keyphrases
  • high speed
  • image processing
  • hardware implementation
  • pattern recognition
  • computationally efficient
  • standard deviation