Login / Signup
An efficient NoC router design by using an enhanced AES with retiming and clock gating techniques.
N. L. Venkataraman
Rajagopal Kumar
Published in:
Trans. Emerg. Telecommun. Technol. (2020)
Keyphrases
</>
image processing
case study
parallel processing
embedded systems