Sign in
A 25.6-27.5GHz Phase-Locked Loop for SerDes Transceiver Clocking in 5nm FinFET.
Ping Lu
Published in:
NorCAS (2021)
Keyphrases
</>
phase locked loop
multipath
high voltage
high speed
circuit design
dual band
intel xeon
power consumption
frequency band
dielectric constant