• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems.

Najeem LawalBenny ThörnbergMattias O'Nils
Published in: FPL (2005)
Keyphrases
  • efficient implementation
  • hardware implementation
  • real time video processing
  • highly parallel
  • active set