A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing.

Published in: Asian Test Symposium (2013)

Keyphrases

cost effective
network on chip
power dissipation
routing algorithm
low cost
network simulator
interconnection networks
low power
cost effectiveness
power consumption
multi processor
high speed
multistage
digital signal processing
end to end
data center