Login / Signup

Multi-precision binary multiplier architecture for multi-precision floating-point multiplication.

Geetam Singh TomarMarcus Llyode GeorgeAbhineet Singh Tomar
Published in: IET Circuits Devices Syst. (2021)
Keyphrases
  • floating point
  • instruction set
  • fixed point
  • square root
  • floating point arithmetic
  • sparse matrices
  • high precision
  • information systems
  • data structure