Login / Signup
Improved SVD systolic array and implementation on FPGA.
Aziz Ahmedsaid
Abbes Amira
Ahmed Bouridane
Published in:
FPT (2003)
Keyphrases
</>
dedicated hardware
hardware implementation
systolic array
parallel architecture
real time
singular value decomposition
reconfigurable architecture
efficient implementation
data flow
hardware architecture
databases
dimensionality reduction
stereo matching
parallel processing