Login / Signup

Fully integrated and reconfigurable architecture for coherent self-testing of IQ ADCs.

Edinei SantinLuís B. OliveiraBlazej NowackiJoão Goes
Published in: ISCAS (2010)
Keyphrases
  • fully integrated
  • reconfigurable architecture
  • systolic array
  • workflow management
  • signal processing
  • machine learning