Testability of Asynchronous Timed Control Circuits with Delay Assumptions.

Peter A. Beerel Teresa H.-Y. Meng

Published in: DAC (1991)

Keyphrases

high level synthesis
control system
delay insensitive
petri net
discrete event
asynchronous circuits
data sets
control method
real time
optimal control