Login / Signup
FPGA Implementations of Kernel Normalised Least Mean Squares Processors.
Nicholas J. Fraser
JunKyu Lee
Duncan J. M. Moss
Julian Faraone
Stephen Tridgell
Craig T. Jin
Philip Heng Wai Leong
Published in:
ACM Trans. Reconfigurable Technol. Syst. (2017)
Keyphrases
</>
general purpose processors
least mean square
subspace information criterion
field programmable gate array
hardware implementation
adaptive filtering
step size
kernel function
parallel computing
hardware architecture
single chip
feature space
recursive least squares