Login / Signup

Power-Efficient and Memory-Aware Approximate Hardware Design for HEVC FME Interpolator.

Wagner PennyMariana UckerItalo MachadoLuciano AgostiniDaniel PalominoMarcelo Schiavon PortoBruno Zatt
Published in: ICECS (2018)
Keyphrases
  • hardware design
  • parallel architectures
  • limited memory
  • hardware implementation
  • open source
  • neural network
  • operating system
  • computational power
  • random access