Login / Signup
Design of FIR Filter Based on FPGA.
Yuan Li
Tian Jin
Yanrong Zhao
Xiaoxia Ma
Published in:
RICAI (2023)
Keyphrases
</>
hardware design
engineering design
verilog hdl
case study
building blocks
neural network
genetic algorithm
design process
computer aided
noise reduction
single chip
filter design
fpga implementation
hardware architectures