• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Exploiting Outer Loops Vectorization in High Level Synthesis.

Marco LattuadaFabrizio Ferrandi
Published in: ARCS (2015)
Keyphrases
  • high level synthesis
  • parallel architecture
  • line drawings
  • scheduling problem
  • data management
  • computer systems