Login / Signup

Cost-efficient parallel lattice VLSI architecture for the IFFT/FFT in DMT transceiver technology.

An-Yeu WuTsun-Shan Chan
Published in: ICASSP (1998)
Keyphrases