Login / Signup

FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.

Scott CromarJaeho LeeDeming Chen
Published in: DAC (2009)
Keyphrases