A Procedure for Placement of Standard-Cell VLSI Circuits.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1985)