Sign in
A 3-8bit Reconfigurable Hybrid ADC Architecture with Successive-approximation and Single-slope Stages for Computing in Memory.
Wuyu Fan
Yuandong Li
Li Du
Likai Li
Yuan Du
Published in:
ISCAS (2022)
Keyphrases
</>
successive approximation
analog to digital converter
vector quantization
hardware implementation
image processing
memory access