Login / Signup
Formal Design Verification for Correctness of Pipelined Microprocessors with Out-of-order Instruction Execution.
Takashi Takenaka
Junji Kitamichi
Teruo Higashino
Kenichi Taniguchi
Published in:
ASP-DAC (1999)
Keyphrases
</>
formal methods
single chip
computing power
formal verification
software engineering
design process
query optimization
model checking
formal model
instructional materials