Login / Signup
Testable design of repeaterless low swing on-chip interconnect.
K. Naveen
Dinesh Kumar Sharma
Published in:
DATE (2016)
Keyphrases
</>
case study
neural network
design process
low cost
building blocks
circuit design
power dissipation
data sets
genetic algorithm
physical design
e learning
design decisions
single chip
programmable logic
modular design
low power consumption