Delay modeling of CMOS/CPL logic circuits.

Yuanzhong Wan Maitham Shams

Published in: ISCAS (6) (2005)

Keyphrases

logic circuits
power dissipation
low power
power consumption
low cost
high speed
cmos technology
functional decomposition
neural network
pattern recognition
wireless sensor networks
digital signal processing
gate array