Login / Signup

Modified standard cell methodology for VLSI layout compaction.

Ehecatl Joel Chavez-MartinezMoises Chavez-MartinezMarco Antonio Gurrola-Navarro
Published in: CCE (2012)
Keyphrases