Login / Signup
A new Design Partitioning Approach for Low Power High-Level Synthesis.
Achim Rettberg
Franz J. Rammig
Published in:
DELTA (2006)
Keyphrases
</>
low power
high level synthesis
single chip
high speed
vlsi architecture
low power consumption
low cost
power consumption
logic circuits
digital signal processing
gate array
power dissipation
ultra low power
power reduction
cmos technology
mixed signal
circuit design
cmos image sensor