Login / Signup

VLSI decoder architecture for embedded zerotree wavelet algorithm.

Li-Minn AngHon Nin CheungKamran Eshraghian
Published in: ISCAS (1) (1999)
Keyphrases
  • computational complexity
  • computationally efficient
  • embedded zerotree wavelet
  • single pass
  • similarity measure
  • memory requirements