Login / Signup

An Efficient TDC Using a Dual-Mode Resource-Saving Method Evaluated in a 28-nm FPGA.

Mojtaba ParsakordasiabiIon VornicuÁngel Rodríguez-VázquezRicardo Carmona-Galán
Published in: IEEE Trans. Instrum. Meas. (2022)
Keyphrases