Sign in
Optimization of 65nm CMOS passive devices to design a 16 dBm-Psat 60 GHz power amplifier.
Sofiane Aloui
Bernardo Leite
Nejdat Demirel
Robert Plana
Didier Belot
Eric Kerherve
Published in:
LASCAS (2013)
Keyphrases
</>
power consumption
high speed
optimal design
high power
mobile devices
low cost
case study
optimization algorithm
design process
circuit design
cmos technology
low power consumption
design methodology
high sensitivity