Login / Signup
NoC-aware cache design for chip multiprocessors.
Ahmed Abousamra
Rami G. Melhem
Alex K. Jones
Published in:
PACT (2010)
Keyphrases
</>
multithreading
high speed
single chip
network on chip
low cost
circuit design
user interface
design process
design methodology
evolvable hardware
low power consumption