Login / Signup

An FPGA Implementation of a Parallelized MT19937 Uniform Random Number Generator.

Vinay SriramDavid Kearney
Published in: EURASIP J. Embed. Syst. (2009)
Keyphrases