Login / Signup
A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-μm CMOS.
Hendrik van der Ploeg
Robert Remmers
Published in:
IEEE J. Solid State Circuits (1999)
Keyphrases
</>
single chip
post processing
low cost
analog to digital converter
high speed
case study
preprocessing step
circuit design
knowledge base
website
computer vision
search engine
genetic algorithm
low power
multi step
data sets
real time